Sciweavers

Share
SIPS
2008
IEEE

Unified decoder architecture for LDPC/turbo codes

9 years 4 months ago
Unified decoder architecture for LDPC/turbo codes
Low-density parity-check (LDPC) codes on par with convolutional turbo codes (CTC) are two of the most powerful error correction codes known to perform very close to the Shannon limit. However, their different code structures usually lead to different hardware implementations. In this paper, we propose a unified decoder architecture that is capable of decoding both LDPC and turbo codes with a limited hardware overhead. We employ maximum a posteriori (MAP) algorithm as a bridge between LDPC and turbo codes. We represent LDPC codes as parallel concatenated single parity check (PCSPC) codes and propose a group sub-trellis (GST) decoding algorithm for efficiently decoding of PCSPC codes. This algorithm achieves about 2X improvement in the convergence speed and is more numerically robust than the classical ”tanh” algorithm. What is more interesting is that we can generalize a unified trellis decoding algorithm for LDPC and turbo codes based on their trellis structures. We propose a r...
Yang Sun, Joseph R. Cavallaro
Added 01 Jun 2010
Updated 01 Jun 2010
Type Conference
Year 2008
Where SIPS
Authors Yang Sun, Joseph R. Cavallaro
Comments (0)
books