Sciweavers

ARC
2015
Springer

A Vector Caching Scheme for Streaming FPGA SpMV Accelerators

7 years 11 months ago
A Vector Caching Scheme for Streaming FPGA SpMV Accelerators
The sparse matrix – vector multiplication (SpMV) kernel is important for many scientific computing applications. Implementing SpMV in a way that best utilizes hardware resources is challenging due to input-dependent memory access patterns. FPGA-based accelerators that buffer the entire irregular-access part in on-chip memory enable highly efficient SpMV implementations, but are limited to smaller matrices due to on-chip memory limits. Conversely, conventional caches can work with large matrices, but cache misses can cause many stalls that decrease efficiency. In this paper, we explore the intersection between these approaches and attempt to combine the strengths of each. We propose a hardware-software caching scheme that exploits preprocessing to enable performant and area-effective SpMV acceleration. Our experiments with a set of large sparse matrices indicate that our scheme can achieve nearly
Yaman Umuroglu, Magnus Jahre
Added 16 Apr 2016
Updated 16 Apr 2016
Type Journal
Year 2015
Where ARC
Authors Yaman Umuroglu, Magnus Jahre
Comments (0)