Virtual-Physical Registers

A novel dynamic register renaming approach is proposed in this work. The key idea of the novel scheme is to delay the allocation of physical registers until a late stage in the pipeline, instead of doing it in the decode stage as conventional schemes do. In this way, the register pressure is reduced and the processor can exploit more instruction-level parallelism. Delaying the allocation of physical registers require some additional artifact to keep track of dependences. This is achieved by introducing the concept of virtualphysical registers, which do not require any storage location and are used to identify dependences among instructions that have not yet allocated a register to its destination operand. Two alternative allocation strategies have been investigated that differ in the stage where physical registers are allocated: issue or write-back. The experimental evaluation has confirmed the higher performance of the latter alternative. We have performed an evaluation of the novel ...

• Type: Conference
• Year: 1998
• Where: HPCA
• Authors: Antonio González, José González, Mateo Valero
• Keywords: Alternative Allocation Strategies, Distributed And Parallel Computing, HPCA 1998, Physical Registers, Register Renaming Approach