Dynamic, non-linear cache architecture for power-sensitive mobile processors