Sciweavers

Share
GLVLSI
2011
IEEE
351views VLSI» more  GLVLSI 2011»
10 years 3 months ago
Design of low-power multiple constant multiplications using low-complexity minimum depth operations
Existing optimization algorithms for the multiplierless realization of multiple constant multiplications (MCM) typically target the minimization of the number of addition and subt...
Levent Aksoy, Eduardo Costa, Paulo F. Flores, Jos&...
GLVLSI
2011
IEEE
344views VLSI» more  GLVLSI 2011»
10 years 3 months ago
Circuit design of a dual-versioning L1 data cache for optimistic concurrency
This paper proposes a novel L1 data cache design with dualversioning SRAM cells (dvSRAM) for chip multi-processors (CMP) that implement optimistic concurrency proposals. In this n...
Azam Seyedi, Adrià Armejach, Adrián ...
VLSI
Top of PageReset Settings
books