Sciweavers

45 search results - page 2 / 9
» A Case for MLP-Aware Cache Replacement
Sort
View
OTM
2004
Springer
13 years 10 months ago
A Time Predictable Instruction Cache for a Java Processor
Cache memories are mandatory to bridge the growing gap between CPU speed and main memory access time. Standard cache organizations improve the average execution time but are diffi...
Martin Schoeberl
ISLPED
2010
ACM
128views Hardware» more  ISLPED 2010»
13 years 3 months ago
Rank-aware cache replacement and write buffering to improve DRAM energy efficiency
DRAM power and energy efficiency considerations are becoming increasingly important for low-power and mobile systems. Using lower power modes provided by commodity DRAM chips redu...
Ahmed M. Amin, Zeshan Chishti
PAM
2011
Springer
12 years 8 months ago
Evolution of Cache Replacement Policies to Track Heavy-Hitter Flows
Several important network applications cannot easily scale to higher data rates without requiring focusing just on the large traffic flows. Recent works have discussed algorithmic...
Martin Zádník, Marco Canini
ECRTS
2006
IEEE
13 years 11 months ago
WCET-Centric Software-controlled Instruction Caches for Hard Real-Time Systems
Cache memories have been extensively used to bridge the gap between high speed processors and relatively slower main memories. However, they are sources of predictability problems...
Isabelle Puaut
ECRTS
2009
IEEE
13 years 3 months ago
Using Randomized Caches in Probabilistic Real-Time Systems
While hardware caches are generally effective at improving application performance, they greatly complicate performance prediction. Slight changes in memory layout or data access p...
Eduardo Quiñones, Emery D. Berger, Guillem ...