Sciweavers

11 search results - page 1 / 3
» A Comparative Study of Performance of AES Final Candidates U...
Sort
View
CHES
2000
Springer
95views Cryptology» more  CHES 2000»
13 years 9 months ago
A Comparative Study of Performance of AES Final Candidates Using FPGAs
Andreas Dandalis, Viktor K. Prasanna, José ...
CTRSA
2001
Springer
140views Cryptology» more  CTRSA 2001»
13 years 9 months ago
Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate A
The results of fast implementations of all five AES final candidates using Virtex Xilinx Field Programmable Gate Arrays are presented and analyzed. Performance of several alternati...
Kris Gaj, Pawel Chodowiec
CODES
2005
IEEE
13 years 10 months ago
High-level synthesis for large bit-width multipliers on FPGAs: a case study
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
Gang Quan, James P. Davis, Siddhaveerasharan Devar...
AE
2007
Springer
13 years 11 months ago
Direct and Indirect Representations for Evolutionary Design of Objects
Abstract. We follow up on the work of Ebner[1] in studying representations for evolutionary design of objects. We adopt both the method and the simulation framework, and perform mo...
Juraj Plavcan, Pavel Petrovic
FCCM
2000
IEEE
148views VLSI» more  FCCM 2000»
13 years 9 months ago
An Adaptive Cryptographic Engine for IPSec Architectures
Architectures that implement the Internet Protocol Security (IPSec) standard have to meet the enormous computing demands of cryptographic algorithms. In addition, IPSec architectu...
Andreas Dandalis, Viktor K. Prasanna, José ...