36 search results - page 8 / 8 » A Congestion Driven Placement Algorithm for FPGA Synthesis |
ICCAD
2004
IEEE
14 years 2 months ago
2004
IEEE
—In this paper, we present a new block budgeting algorithm which speeds up timing closure in timing driven hierarchical flows. After a brief description of the addressed flow, ...