Sciweavers

2 search results - page 1 / 1
» A DFT Architecture for Asynchronous Networks-on-Chip
Sort
View
AINA
2009
IEEE
13 years 11 months ago
A Communication Model of Broadcast in Wormhole-Routed Networks on-Chip
This paper presents a novel analytical model to compute communication latency of broadcast as the most fundamental collective communication operation. The novelty of the model lie...
Mahmoud Moadeli, Wim Vanderbauwhede
ETS
2006
IEEE
108views Hardware» more  ETS 2006»
13 years 11 months ago
A DFT Architecture for Asynchronous Networks-on-Chip
The Networks-on-Chip (NoCs) paradigm is emerging as a solution for the communication of SoCs. Many NoC architecture propositions are presented but few works on testing these netwo...
Xuan-Tu Tran, Jean Durupt, François Bertran...