Sciweavers

Share
3 search results - page 1 / 1
» A High-Performance Memory-Efficient Architecture of the Bit-...
Sort
View
ICMCS
2005
IEEE
104views Multimedia» more  ICMCS 2005»
10 years 6 months ago
A High-Performance Memory-Efficient Architecture of the Bit-Plane Coder in JPEG 2000
The paper presents a high-performance architecture of the bit-plane coder for the embedded block coding algorithm in JPEG 2000. The architecture adopts a pipeline structure and is...
Grzegorz Pastuszak
ISCAS
2002
IEEE
190views Hardware» more  ISCAS 2002»
10 years 6 months ago
A high performance JPEG2000 architecture
—JPEG2000 is an upcoming compression standard for still images that has a feature set well tuned for diverse data dissemination. These features are possible due to adaptation of ...
Kishore Andra, Chaitali Chakrabarti, Tinku Acharya
ISCAS
2005
IEEE
156views Hardware» more  ISCAS 2005»
10 years 6 months ago
Optimal 2 sub-bank memory architecture for bit plane coder of JPEG2000
—JPEG2000 image compression standard is designed to cater the needs of a large span of applications including numerous consumer products. However, its use is still restricted due...
Amit Kumar Gupta, Saeid Nooshabadi, David S. Taubm...
books