Sciweavers

14 search results - page 3 / 3
» A High-Performance VLSI Architecture for Advanced Encryption...
Sort
View
GLOBECOM
2009
IEEE
13 years 3 months ago
Implementation and Benchmarking of Hardware Accelerators for Ciphering in LTE Terminals
Abstract--In this paper we investigate hardware implementations of ciphering algorithms, SNOW 3G and the Advanced Encryption Standard (AES), for the acceleration of the protocol st...
Sebastian Hessel, David Szczesny, Nils Lohmann, At...
IJNSEC
2007
137views more  IJNSEC 2007»
13 years 5 months ago
An FPGA-based AES-CCM Crypto Core For IEEE 802.11i Architecture
The widespread adoption of IEEE 802.11 wireless networks has brought its security paradigm under active research. One of the important research areas in this field is the realiza...
Arshad Aziz, Nassar Ikram
ITCC
2005
IEEE
13 years 11 months ago
Fast Parallel Table Lookups to Accelerate Symmetric-Key Cryptography
1 Table lookups are one of the most frequently-used operations in symmetric-key ciphers. Particularly in the newer algorithms such as the Advanced Encryption Standard (AES), we fr...
A. Murat Fiskiran, Ruby B. Lee
CODES
2003
IEEE
13 years 10 months ago
Design space exploration of a hardware-software co-designed GF(2m) galois field processor for forward error correction and crypt
This paper describes a hardware-software co-design approach for flexible programmable Galois Field Processing for applications which require operations over GF(2m ), such as RS an...
Wei Ming Lim, Mohammed Benaissa