Sciweavers

26 search results - page 6 / 6
» A Layout Approach for Electrical and Physical Design Integra...
Sort
View
DAC
2008
ACM
14 years 6 months ago
Type-matching clock tree for zero skew clock gating
Clock skew minimization is always very important in the clock tree synthesis. Due to clock gating, the clock tree may include different types of logic gates, e.g., AND gates, OR g...
Chia-Ming Chang, Shih-Hsu Huang, Yuan-Kai Ho, Jia-...