982 search results - page 197 / 197 » A Multiprocessor Communication Architecture For High Speed N... |
MICRO
2003
IEEE
13 years 10 months ago
2003
IEEE
It is widely accepted that the disproportionate scaling of transistor and conventional on-chip interconnect performance presents a major barrier to future high performance systems...
HPDC
1999
IEEE
13 years 9 months ago
1999
IEEE
In this paper, we present the design and implementation of Dodo, an e cient user-level system for harvesting idle memory in o -the-shelf clusters of workstations. Dodo enables dat...