Sciweavers

4 search results - page 1 / 1
» A Negative-Overhead, Self-Timed Pipeline
Sort
View
ASYNC
2002
IEEE
112views Hardware» more  ASYNC 2002»
13 years 9 months ago
A Negative-Overhead, Self-Timed Pipeline
This paper presents a novel variation of wave pipelining that we call “surfing.” In previous wave pipelined designs, timing uncertainty grows monotonically as events propagat...
Mark R. Greenstreet, Brian D. Winters
FTCS
1994
140views more  FTCS 1994»
13 years 6 months ago
Concurrent Error Detection in Self-Timed VLSI
This paper examines architectural techniques for providing concurrent error detection in self-timed VLSI pipelines. Signal pairs from Differential Cascode Voltage Switch Logic are...
David A. Rennels, Hyeongil Kim
DATE
2003
IEEE
129views Hardware» more  DATE 2003»
13 years 10 months ago
A Fully Self-Timed Bit-Serial Pipeline Architecture for Embedded Systems
Achim Rettberg, Mauro Cesar Zanella, Christophe Bo...
ISVLSI
2002
IEEE
89views VLSI» more  ISVLSI 2002»
13 years 9 months ago
Speedup of Self-Timed Digital Systems Using Early Completion
An Early Completion technique is developed to significantly increase the throughput of NULL Convention self-timed digital systems without impacting latency or compromising their s...
Scott C. Smith