Sciweavers

4 search results - page 1 / 1
» A Novel On-Chip Delay Measurement Hardware for Efficient Spe...
Sort
View
IOLTS
2005
IEEE
141views Hardware» more  IOLTS 2005»
13 years 10 months ago
A Novel On-Chip Delay Measurement Hardware for Efficient Speed-Binning
With the aggressive scaling of the CMOS technology parametric variation of the transistor threshold voltage causes significant spread in the circuit delay as well as leakage spect...
Arijit Raychowdhury, Swaroop Ghosh, Kaushik Roy
FPL
2007
Springer
97views Hardware» more  FPL 2007»
13 years 8 months ago
An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems
Recently, there is a surge of interests in using FPGAs for computer architecture research including applications from emulating and analyzing a new platform to accelerating microa...
Taeweon Suh, Shih-Lien Lu, Hsien-Hsin S. Lee
ERSA
2008
92views Hardware» more  ERSA 2008»
13 years 5 months ago
Implementation of a Multi-Context FPGA Based on Flexible-Context-Partitioning
This paper presents a novel architecture to increase the hardware utilization in multi-context field programmable gate arrays (MC-FPGAs). Conventional MC-FPGAs use dedicated tracks...
Hasitha Muthumala Waidyasooriya, Masanori Hariyama...
SIGMETRICS
2008
ACM
111views Hardware» more  SIGMETRICS 2008»
13 years 4 months ago
Interaction-aware energy management for wireless network cards
Wireless Network Interface Cards (WNICs) are part of every portable device, where efficient energy management plays a significant role in extending the device's battery life....
Igor Crk, Mingsong Bi, Chris Gniady