Sciweavers

6 search results - page 2 / 2
» A Performance Comparison of Contemporary DRAM Architectures
Sort
View
ISCA
2010
IEEE
214views Hardware» more  ISCA 2010»
13 years 7 months ago
Translation caching: skip, don't walk (the page table)
This paper explores the design space of MMU caches that accelerate virtual-to-physical address translation in processor architectures, such as x86-64, that use a radix tree page t...
Thomas W. Barr, Alan L. Cox, Scott Rixner