Sciweavers

26 search results - page 1 / 6
» A Reconfigurable Shared Scan-in Architecture
Sort
View
DATE
2005
IEEE
122views Hardware» more  DATE 2005»
13 years 10 months ago
Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization
Coarse-grained reconfigurable architectures aim to achieve both goals of high performance and flexibility. However, existing reconfigurable array architectures require many resour...
Yoonjin Kim, Mary Kiemb, Chulsoo Park, Jinyong Jun...
VTS
2003
IEEE
122views Hardware» more  VTS 2003»
13 years 9 months ago
A Reconfigurable Shared Scan-in Architecture
In this paper, an efficient technique for test data volume reduction based on the shared scan-in (Illinois Scan) architecture and the scan chain reconfiguration (Dynamic Scan) arc...
Samitha Samaranayake, Emil Gizdarski, Nodari Sitch...
ISSS
2002
IEEE
95views Hardware» more  ISSS 2002»
13 years 9 months ago
Datapath Merging and Interconnection Sharing for Reconfigurable Architectures
Guido Araujo, Sharad Malik, Zhining Huang, Nahri M...
VLSID
2009
IEEE
139views VLSI» more  VLSID 2009»
14 years 5 months ago
Improving Scalability and Per-Core Performance in Multi-Cores through Resource Sharing and Reconfiguration
Increasing the number of cores in a multi-core processor reduces per-core performance. On the other hand, providing more resources to each core limits the number of cores on a chi...
Tameesh Suri, Aneesh Aggarwal
FPL
2008
Springer
116views Hardware» more  FPL 2008»
13 years 6 months ago
Shared reconfigurable architectures for CMPS
This paper investigates reconfigurable architectures suitable for chip multiprocessors (CMPs). Prior research has established that augmenting a conventional processor with reconfi...
Matthew A. Watkins, Mark J. Cianchetti, David H. A...