Sciweavers

106 search results - page 1 / 22
» A Unified Architectural Tradeoff Methodology
Sort
View
ISCA
1994
IEEE
88views Hardware» more  ISCA 1994»
13 years 8 months ago
A Unified Architectural Tradeoff Methodology
Wepresentaunijiedapp?'each to assess thet7adeoff of architecture techniques that affect mean memory access time. The architectural features we consider inciude cache hit Tati...
Chung-Ho Chen, Arun K. Somani
DAC
1997
ACM
13 years 8 months ago
A Parallel/Serial Trade-Off Methodology for Look-Up Table Based Decoders
A methodology for architecture exploration of look-up table based decoders is presented. For the degree of parallel processing a trade-off can be made by exploring system level an...
Claus Schneider
FPL
2007
Springer
120views Hardware» more  FPL 2007»
13 years 10 months ago
Design Methodology and Trade-offs Analysis for Parameterized Dynamically Reconfigurable Processor Arrays
In this paper, we propose a Dynamically Reconfigurable Processor Array (DRPA) generator which can generate various types of DRPAs. Our target DRPA architecture is fully parameter...
Yohei Hasegawa, Hideharu Amano
MSE
2003
IEEE
102views Hardware» more  MSE 2003»
13 years 9 months ago
Teaching Trade-offs in System-level Design Methodologies
This paper summarizes two graduate-level class projects in EE201A/EE298 (VLSI Architectures and Design Methods) at the University of California, Los Angeles (UCLA). The purpose of...
Kazuo Sakiyama, Patrick Schaumont, David Hwang, In...
IBERAMIA
1998
Springer
13 years 8 months ago
The "Semantics" of Evolution: Trajectories and Trade-offs in Design Space and Niche Space
This paper 1 attempts to characterise a unifying overview of the practice of software engineers, AI designers, developers of evolutionary forms of computation, designers of adapti...
Aaron Sloman