Sciweavers

Share
74 search results - page 15 / 15
» A VHDL-based bus model for multi-PCB system design
Sort
View
DAC
2007
ACM
11 years 9 months ago
Automotive Software Integration
A growing number of networked applications is implemented on increasingly complex automotive platforms with several bus standards and gateways. Together, they challenge the automo...
Razvan Racu, Arne Hamann, Rolf Ernst, Kai Richter
SC
1992
ACM
11 years 9 months ago
Willow: A Scalable Shared Memory Multiprocessor
We are currently developing Willow, a shared-memory multiprocessor whose design provides system capacity and performance capable of supporting over a thousand commercial microproc...
John K. Bennett, Sandhya Dwarkadas, Jay A. Greenwo...
CAV
1998
Springer
175views Hardware» more  CAV 1998»
11 years 9 months ago
An ACL2 Proof of Write Invalidate Cache Coherence
As a pedagogical exercise in ACL2, we formalize and prove the correctness of a write invalidate cache scheme. In our formalization, an arbitrary number of processors, each with its...
J. Strother Moore
CF
2007
ACM
11 years 9 months ago
An analysis of the effects of miss clustering on the cost of a cache miss
In this paper we describe a new technique, called pipeline spectroscopy, and use it to measure the cost of each cache miss. The cost of a miss is displayed (graphed) as a histogra...
Thomas R. Puzak, Allan Hartstein, Philip G. Emma, ...
books