Sciweavers

7 search results - page 2 / 2
» A case for fault tolerance and performance enhancement using...
Sort
View
GLVLSI
2009
IEEE
151views VLSI» more  GLVLSI 2009»
13 years 9 months ago
Reliability aware NoC router architecture using input channel buffer sharing
To address the increasing demand for reliability in on-chip networks, we proposed a novel Reliability Aware Virtual channel (RAVC) NoC router micro-architecture that enables both ...
Mohammad Hossein Neishaburi, Zeljko Zilic
MTDT
2003
IEEE
100views Hardware» more  MTDT 2003»
13 years 10 months ago
Optimal Spare Utilization in Repairable and Reliable Memory Cores
Advances in System-on-Chip (SoC) technology rely on manufacturing and assembling high-performance system cores for many critical applications. Among these cores, memory occupies t...
Minsu Choi, Nohpill Park, Fabrizio Lombardi, Yong-...