Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
11
search results - page 3 / 3
»
A codesigned on-chip logic minimizer
Sort
relevance
views
votes
recent
update
View
thumb
title
12
click to vote
CODES
2007
IEEE
140
views
Software Engineering
»
more
CODES 2007
»
Scheduling and voltage scaling for energy/reliability trade-offs in fault-tolerant time-triggered embedded systems
13 years 11 months ago
Download
www.cecs.uci.edu
In this paper we present an approach to the scheduling and voltage scaling of low-power fault-tolerant hard real-time applications mapped on distributed heterogeneous embedded sys...
Paul Pop, Kåre Harbo Poulsen, Viacheslav Izo...
claim paper
Read More »
« Prev
« First
page 3 / 3
Last »
Next »