Sciweavers

16 search results - page 4 / 4
» A framework for efficient and rapid development of cross-pla...
Sort
View
CODES
2006
IEEE
13 years 10 months ago
System-level power-performance trade-offs in bus matrix communication architecture synthesis
System-on-chip communication architectures have a significant impact on the performance and power consumption of modern multiprocessor system-on-chips (MPSoCs). However, customiza...
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi,...