Sciweavers

78 search results - page 3 / 16
» A generic lookup cache architecture for network processing a...
Sort
View
HPCA
2011
IEEE
12 years 9 months ago
A new server I/O architecture for high speed networks
Traditional architectural designs are normally focused on CPUs and have been often decoupled from I/O considerations. They are inefficient for high-speed network processing with a...
Guangdeng Liao, Xia Znu, Laxmi N. Bhuyan
IM
2007
13 years 6 months ago
A Generic Application-Oriented Performance Instrumentation for Multi-Tier Environments
— In this paper, we present a design for a generic, open, application-oriented performance instrumentation of multitier applications. Measurements are performed through configur...
Markus Schmid, Marcus Thoss, Thomas Termin, Reinho...
EWSPT
2003
Springer
13 years 10 months ago
Providing Highly Automated and Generic Means for Software Deployment Process
We present a new approach for the management and enactment of deployment process by a deployment processor ORYA (Open enviRonment to deploY Applications). ORYA aims to integrate te...
Vincent Lestideau, Noureddine Belkhatir
JOC
2010
92views more  JOC 2010»
13 years 2 days ago
Efficient Cache Attacks on AES, and Countermeasures
We describe several software side-channel attacks based on inter-process leakage through the state of the CPU's memory cache. This leakage reveals memory access patterns, whic...
Eran Tromer, Dag Arne Osvik, Adi Shamir
SIGCOMM
2009
ACM
13 years 11 months ago
Optimizing the BSD routing system for parallel processing
The routing architecture of the original 4.4BSD [3] kernel has been deployed successfully without major design modification for over 15 years. In the unified routing architectur...
Qing Li, Kip Macy