Sciweavers

1298 search results - page 2 / 260
» A high performance VHDL simulator for large systems design
Sort
View
DATE
2000
IEEE
140views Hardware» more  DATE 2000»
13 years 9 months ago
Parallel and Distributed VHDL Simulation
This paper presents a methodology for parallel and distributed simulation of VHDL using the PDES (parallel discrete-event simulation) paradigm. To achieve better features and perf...
Dragos Lungeanu, C.-J. Richard Shi
CDES
2006
101views Hardware» more  CDES 2006»
13 years 6 months ago
Hybrid Error-Detection Approach with No Detection Latency for High-Performance Microprocessors
- Error detection plays an important role in fault-tolerant computer systems. Two primary parameters concerned for error detection are the latency and coverage. In this paper, a ne...
Yung-Yuan Chen, Kuen-Long Leu, Li-Wen Lin
ICMCS
2005
IEEE
104views Multimedia» more  ICMCS 2005»
13 years 11 months ago
A High-Performance Memory-Efficient Architecture of the Bit-Plane Coder in JPEG 2000
The paper presents a high-performance architecture of the bit-plane coder for the embedded block coding algorithm in JPEG 2000. The architecture adopts a pipeline structure and is...
Grzegorz Pastuszak
LCN
2005
IEEE
13 years 11 months ago
Design and Evaluation of a High Performance Parallel File System
In this paper we propose a high performance parallel file system over iSCSI (iPVFS) for cluster computing. iPVFS provides a cost-effective solution for heterogeneous cluster envi...
Li Ou, Xubin (Ben) He
DATE
2000
IEEE
108views Hardware» more  DATE 2000»
13 years 9 months ago
A 50 Mbit/s Iterative Turbo-Decoder
Very low bit error rate has become an important constraint in high performance communication systems that operate at very low signal to noise ratios: due to their impressive codin...
F. Viglione, Guido Masera, Gianluca Piccinini, Mas...