Sciweavers

38 search results - page 8 / 8
» A workload for evaluating deep packet inspection architectur...
Sort
View
INFOCOM
2002
IEEE
13 years 9 months ago
Fair Scheduling and Buffer Management in Internet Routers
Abstract—Input buffered switch architecture has become attractive for implementing high performance routers and expanding use of the Internet sees an increasing need for quality ...
Nan Ni, Laxmi N. Bhuyan
CONEXT
2009
ACM
13 years 6 months ago
EZ-Flow: removing turbulence in IEEE 802.11 wireless mesh networks without message passing
Recent analytical and experimental work demonstrate that IEEE 802.11-based wireless mesh networks are prone to turbulence. Manifestations of such turbulence take the form of large...
Adel Aziz, David Starobinski, Patrick Thiran, Alae...
NOCS
2010
IEEE
13 years 2 months ago
Design of a High-Throughput Distributed Shared-Buffer NoC Router
Router microarchitecture plays a central role in the performance of an on-chip network (NoC). Buffers are needed in routers to house incoming flits which cannot be immediately forw...
Rohit Sunkam Ramanujam, Vassos Soteriou, Bill Lin,...