Sciweavers

12 search results - page 1 / 3
» ACM: An Efficient Approach for Managing Shared Caches in Chi...
Sort
View
HIPEAC
2009
Springer
13 years 7 months ago
ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors
This paper proposes and studies a hardware-based adaptive controlled migration strategy for managing distributed L2 caches in chip multiprocessors. Building on an area-efficient sh...
Mohammad Hammoud, Sangyeun Cho, Rami G. Melhem
IEEEPACT
2009
IEEE
13 years 10 months ago
SOS: A Software-Oriented Distributed Shared Cache Management Approach for Chip Multiprocessors
Abstract—This paper proposes a new software-oriented approach for managing the distributed shared L2 caches of a chip multiprocessor (CMP) for latency-oriented multithreaded appl...
Lei Jin, Sangyeun Cho
ASPLOS
2008
ACM
13 years 5 months ago
Adaptive set pinning: managing shared caches in chip multiprocessors
Shekhar Srikantaiah, Mahmut T. Kandemir, Mary Jane...
ASPLOS
1998
ACM
13 years 7 months ago
Data Speculation Support for a Chip Multiprocessor
Thread-level speculation is a technique that enables parallel execution of sequential applications on a multiprocessor. This paper describes the complete implementation of the sup...
Lance Hammond, Mark Willey, Kunle Olukotun
MICRO
2006
IEEE
113views Hardware» more  MICRO 2006»
13 years 3 months ago
Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers
We examine the ability of CMPs, due to their lower onchip communication latencies, to exploit data parallelism at inner-loop granularities similar to that commonly targeted by vec...
Jack Sampson, Rubén González, Jean-F...