Sciweavers

17 search results - page 1 / 4
» AIRA: Additive Increase Rate Accelerator
Sort
View
NETWORKING
2008
13 years 6 months ago
AIRA: Additive Increase Rate Accelerator
Ioannis Psaras, Vassilis Tsaoussidis
GECCO
2009
Springer
130views Optimization» more  GECCO 2009»
13 years 11 months ago
The impact of jointly evolving robot morphology and control on adaptation rate
Embodied cognition emphasizes that intelligent behavior results from the coupled dynamics between an agent’s body, brain and environment. In response to this, several projects h...
Josh C. Bongard
SASP
2008
IEEE
94views Hardware» more  SASP 2008»
13 years 11 months ago
An MDCT Hardware Accelerator for MP3 Audio
— With the increasing popularity of MP3 audio, there is a need to develop cost and power efficient architectures for the MP3 encoder and decoder. This paper describes dedicated ...
Xingdong Dai, Meghanad D. Wagh
SIGGRAPH
1999
ACM
13 years 8 months ago
Realistic, Hardware-Accelerated Shading and Lighting
With fast 3D graphics becoming more and more available even on low end platforms, the focus in hardware-accelerated rendering is beginning to shift towards higher quality renderin...
Wolfgang Heidrich, Hans-Peter Seidel
EURODAC
1994
IEEE
209views VHDL» more  EURODAC 1994»
13 years 8 months ago
MOS VLSI circuit simulation by hardware accelerator using semi-natural models
- The accelerator is destined to circuit-level simulation of digital and analog/digital MOS VLSI'c containing of up to 100 thousand transistors (with 16 Mb RAM host-machine). ...
Victor V. Denisenko