Sciweavers

2 search results - page 1 / 1
» Accurate Stacking Effect Macro-Modeling of Leakage Power in ...
Sort
View
VLSID
2005
IEEE
224views VLSI» more  VLSID 2005»
14 years 4 months ago
Accurate Stacking Effect Macro-Modeling of Leakage Power in Sub-100nm Circuits
An accurate and efficient stacking effect macro-model for leakage power in sub-100nm circuits is presented in this paper. Leakage power, including subthreshold leakage power and ga...
Shengqi Yang, Wayne Wolf, Narayanan Vijaykrishnan,...
DATE
2005
IEEE
158views Hardware» more  DATE 2005»
13 years 10 months ago
Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits
In nanometer scaled CMOS devices significant increase in the subthreshold, the gate and the reverse biased junction band-toband-tunneling (BTBT) leakage, results in the large incr...
Saibal Mukhopadhyay, Swarup Bhunia, Kaushik Roy