Sciweavers

81 search results - page 3 / 17
» Accurate microarchitecture-level fault modeling for studying...
Sort
View
ICECCS
2002
IEEE
85views Hardware» more  ICECCS 2002»
13 years 10 months ago
Syntactic Fault Patterns in OO Programs
Although program faults are widely studied, there are many aspects of faults that we still do not understand, particularly about OO software. In addition to the simple fact that o...
Roger T. Alexander, Jeff Offutt, James M. Bieman
DDECS
2008
IEEE
91views Hardware» more  DDECS 2008»
13 years 7 months ago
Diagnosis of Realistic Defects Based on the X-Fault Model
Defects not described by conventional fault models are a challenge for state-of-the-art fault diagnosis techniques. The X-fault model has been introduced recently as a modeling te...
Ilia Polian, Kohei Miyase, Yusuke Nakamura, Seiji ...
PPOPP
2006
ACM
13 years 11 months ago
A case study in top-down performance estimation for a large-scale parallel application
This work presents a general methodology for estimating the performance of an HPC workload when running on a future hardware architecture. Further, it demonstrates the methodology...
Ilya Sharapov, Robert Kroeger, Guy Delamarter, Raz...
ICFP
2006
ACM
14 years 5 months ago
Static typing for a faulty lambda calculus
A transient hardware fault occurs when an energetic particle strikes a transistor, causing it to change state. These faults do not cause permanent damage, but may result in incorr...
David Walker, Lester W. Mackey, Jay Ligatti, Georg...
ISMVL
2007
IEEE
92views Hardware» more  ISMVL 2007»
13 years 11 months ago
Experimental Studies on SAT-Based ATPG for Gate Delay Faults
The clock rate of modern chips is still increasing and at the same time the gate size decreases. As a result, already slight variations during the production process may cause a f...
Stephan Eggersglüß, Daniel Tille, G&oum...