Sciweavers

Share
114 search results - page 23 / 23
» Address Register Assignment for Reducing Code Size
Sort
View
ISCA
2009
IEEE
148views Hardware» more  ISCA 2009»
12 years 2 days ago
Memory mapped ECC: low-cost error protection for last level caches
This paper presents a novel technique, Memory Mapped ECC, which reduces the cost of providing error correction for SRAM caches. It is important to limit such overheads as processo...
Doe Hyun Yoon, Mattan Erez
SASN
2003
ACM
11 years 10 months ago
Secure multicast groups on ad hoc networks
In this paper we address the problem of secure multicast of data streams over a multihop wireless ad hoc network. We propose a dynamic multicast group management protocol that aim...
Tansel Kaya, Guolong Lin, Guevara Noubir, A. Yilma...
TC
2008
11 years 5 months ago
DRES: Dynamic Range Encoding Scheme for TCAM Coprocessors
One of the most critical resource management issues in the use of ternary content addressable memory (TCAM) for packet classification/filtering is how to effectively support filte...
Hao Che, Zhijun Wang, Kai Zheng, Bin Liu
ICDCS
2012
IEEE
9 years 7 months ago
Scalable Name Lookup in NDN Using Effective Name Component Encoding
—Name-based route lookup is a key function for Named Data Networking (NDN). The NDN names are hierarchical and have variable and unbounded lengths, which are much longer than IPv...
Yi Wang, Keqiang He, Huichen Dai, Wei Meng, Junche...
books