26 search results - page 6 / 6 » Addressing mode driven low power data caches for embedded pr... |
JSA
2010
12 years 11 months ago
2010
The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device...