Sciweavers

3 search results - page 1 / 1
» Algorithm level re-computing with shifted operands-a registe...
Sort
View
TVLSI
2002
102views more  TVLSI 2002»
13 years 4 months ago
Algorithm level re-computing using implementation diversity: a register transfer level concurrent error detection technique
Concurrent error detection (CED) based on time redundancy entails performing the normal computation and the re-computation at different times and then comparing their results. Time...
Ramesh Karri, Kaijie Wu
ITC
2000
IEEE
110views Hardware» more  ITC 2000»
13 years 9 months ago
Algorithm level re-computing with shifted operands-a register transfer level concurrent error detection technique
—This paper presents Algorithm-level REcomputing with Shifted Operands (ARESO), which is a new register transfer (RT) level time redundancy-based concurrent error detection (CED)...
Ramesh Karri, Kaijie Wu
DATE
2002
IEEE
122views Hardware» more  DATE 2002»
13 years 9 months ago
Exploiting Idle Cycles for Algorithm Level Re-Computing
Although algorithm level re-computing techniques can trade-off the detection capability of Concurrent Error Detection (CED) vs. time overhead, it results in 100% time overhead whe...
Kaijie Wu, Ramesh Karri