Sciweavers

Share
1390 search results - page 1 / 278
» Algorithms and Tools for Network on Chip Based System Design
Sort
View
SBCCI
2003
ACM
213views VLSI» more  SBCCI 2003»
11 years 7 months ago
Algorithms and Tools for Network on Chip Based System Design
Network on Chip (NoC) is a new paradigm for designing core based System on Chips. It supports high degree of reusability and is scalable. In this paper, an efficient Two-Step Gene...
Tang Lei, Shashi Kumar
DSD
2003
IEEE
138views Hardware» more  DSD 2003»
11 years 7 months ago
A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture
Network on Chip (NoC) is a new paradigm for designing core based System on Chip which supports high degree of reusability and is scalable. In this paper we describe an efficient t...
Tang Lei, Shashi Kumar
DATE
2009
IEEE
183views Hardware» more  DATE 2009»
11 years 8 months ago
SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips
Three-dimensional integrated circuits are a promising approach to address the integration challenges faced by current Systems on Chips (SoCs). Designing an ef´Čücient Network on C...
Ciprian Seiculescu, Srinivasan Murali, Luca Benini...
TCAD
2010
160views more  TCAD 2010»
10 years 8 months ago
SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips
Three-dimensional integrated circuits (3D-ICs) are a promising approach to address the integration challenges faced by current systems on chips (SoCs). Designing an efficient netwo...
Ciprian Seiculescu, Srinivasan Murali, Luca Benini...
CCECE
2006
IEEE
11 years 7 months ago
QOS Driven Network-on-Chip Design for Real Time Systems
Real Time embedded system designers are facing extreme challenges in underlying architectural design selection. It involves the selection of a programmable, concurrent, heterogene...
Ankur Agarwal, Mehmet Mustafa, Abhijit S. Pandya
books