Sciweavers

131 search results - page 27 / 27
» An Architecture for Massive Parallelization of the Compact G...
Sort
View
HPCA
2009
IEEE
14 years 4 months ago
Dacota: Post-silicon validation of the memory subsystem in multi-core designs
The number of functional errors escaping design verification and being released into final silicon is growing, due to the increasing complexity and shrinking production schedules ...
Andrew DeOrio, Ilya Wagner, Valeria Bertacco