Sciweavers

7 search results - page 1 / 2
» An Architecture for a Multi-threaded Harness Kernel
Sort
View
SP
1999
IEEE
125views Security Privacy» more  SP 1999»
13 years 8 months ago
A Multi-Threading Architecture for Multilevel Secure Transaction Processing
A TCB and security kernel architecture for supporting multi-threaded, queue-driven transaction processing applications in a multilevel secure environment is presented. Our design ...
Haruna R. Isa, William R. Shockley, Cynthia E. Irv...
ICPADS
2002
IEEE
13 years 9 months ago
Evaluating and Improving Performance of Multimedia Applications on Simultaneous Multi-Threading
This paper presents the study and results of running several core multimedia applications on a simultaneous multithreading (SMT) architecture, including some detailed analysis ran...
Yen-Kuang Chen, Eric Debes, Rainer Lienhart, Matth...
ICPP
2008
IEEE
13 years 10 months ago
XMT-GPU: A PRAM Architecture for Graphics Computation
The shading processors in graphics hardware are becoming increasingly general-purpose. We test, through simulation and benchmarking, the potential performance impact of replacing ...
Thomas M. DuBois, Bryant Lee, Yi Wang, Marc Olano,...
PVM
2001
Springer
13 years 8 months ago
An Architecture for a Multi-threaded Harness Kernel
Abstract. Harness is a reconÞgurable, heterogeneous distributed metacomputing framework for the dynamic conÞguration of distributed virtual machines, through the use of parallel ...
Wael R. Elwasif, David E. Bernholdt, James Arthur ...
BSDCON
2003
13 years 5 months ago
ULE: A Modern Scheduler for FreeBSD
The existing thread scheduler in FreeBSD was well suited towards the computing environment that it was developed in. As the priorities and hardware targets of the project have cha...
Jeff Roberson