Sciweavers

37 search results - page 1 / 8
» An Asynchronous Interconnect Architecture for Device Securit...
Sort
View
VLSID
2006
IEEE
153views VLSI» more  VLSID 2006»
14 years 5 months ago
An Asynchronous Interconnect Architecture for Device Security Enhancement
We present a new style of long-distance, on-chip interconnect, based loosely on the asynchronous GasP architecture. It has a number of advantages over conventional designs, the mo...
Simon Hollis, Simon W. Moore
CSE
2011
IEEE
12 years 4 months ago
Performance Enhancement of Network Devices with Multi-Core Processors
— In network based applications, packet capture is the main area that attracts many researchers in developing traffic monitoring systems. Along with the packet capture, many othe...
Nhat-Phuong Tran, Sugwon Hong, Myungho Lee, Seung-...
SLIP
2004
ACM
13 years 10 months ago
Optical solutions for system-level interconnect
Throughput, power consumption, signal integrity, pin count and routing complexity are all increasingly important interconnect issues that the system designer must deal with. Recen...
Ian O'Connor
ICDE
2007
IEEE
131views Database» more  ICDE 2007»
13 years 11 months ago
Enhancing Secured Service Interoperability with Decentralized Orchestration
Several current research efforts in business process modeling are investigating XML-based executable formal specification languages. The availability of the latter allows modeled...
Ustun Yildiz, Claude Godart
ADHOC
2007
130views more  ADHOC 2007»
13 years 5 months ago
Implementation of security policy for clinical information systems over wireless sensor networks
Various healthcare areas such as diagnosis, surgery, intensive care and treatment, and patient monitoring in general, would greatly benefit from light, autonomous devices which c...
Jelena V. Misic, Vojislav B. Misic