777 search results - page 1 / 156 » An Efficient Implementation of Distributed Routing Algorithm... |
NOCS
2008
IEEE
13 years 11 months ago
2008
IEEE
CAL
2007
13 years 4 months ago
2007
—The design of scalable and reliable interconnection networks for multicore chips (NoCs) introduces new design constraints like power consumption, area, and ultra low latencies. ...
DATE
2009
IEEE
13 years 11 months ago
2009
IEEE
Current trends in technology scaling foreshadow worsening transistor reliability as well as greater numbers of transistors in each system. The combination of these factors will so...
DATE
2007
IEEE
13 years 11 months ago
2007
IEEE
The majority of current Network on Chip (NoC) architectures employ mesh topology and use simple static routing, to reduce power and area. However, regular mesh topology is unreali...
SBCCI
2005
ACM
13 years 10 months ago
2005
ACM
The designer of a system on a chip (SoC) that connects IP cores through a network on chip (NoC) needs methods to support application performance evaluation. Two key aspects these ...