Sciweavers

40 search results - page 2 / 8
» An Efficient Model for DSP Code Generation: Performance, Cod...
Sort
View
ASPDAC
2004
ACM
120views Hardware» more  ASPDAC 2004»
13 years 11 months ago
Compiler based exploration of DSP energy savings by SIMD operations
— The growing use of digital signal processors (DSPs) in embedded systems necessitates the use of optimizing compilers supporting their special architecture features. Beside the ...
Markus Lorenz, Peter Marwedel, Thorsten Dräge...
HIPEAC
2007
Springer
13 years 11 months ago
Performance/Energy Optimization of DSP Transforms on the XScale Processor
The XScale processor family provides user-controllable independent configuration of CPU, bus, and memory frequencies. This feature introduces another handle for the code optimizat...
Paolo D'Alberto, Markus Püschel, Franz Franch...
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
13 years 10 months ago
Security-Driven Exploration of Cryptography in DSP Cores
With the popularity of wireless communication devices a new important dimension of embedded systems design has arisen, that of security. This paper presents for the first time des...
Catherine H. Gebotys
ICIP
2007
IEEE
14 years 7 months ago
Analysis of Coding Efficiency of Motion-Compensated Interpolation at the Decoder in Distributed Video Coding
This paper analyzes the coding efficiency of distributed video coding (DVC) schemes that perform motion-compensated interpolation at the decoder. The decoder has access only to th...
Marco Tagliasacchi, Laura Frigerio, Stefano Tubaro
LCPC
2005
Springer
13 years 11 months ago
Compiler Supports and Optimizations for PAC VLIW DSP Processors
Abstract. Compiler is substantially regarded as the most essential component in the software toolchain to promote a successful processor design. This paper describes our preliminar...
Yung-Chia Lin, Chung-Lin Tang, Chung-Ju Wu, Ming-Y...