Sciweavers

260 search results - page 52 / 52
» An FPGA Implemented Processor Architecture with Adaptive Res...
Sort
View
TPHOL
2009
IEEE
14 years 12 days ago
A Better x86 Memory Model: x86-TSO
Abstract. Real multiprocessors do not provide the sequentially consistent memory that is assumed by most work on semantics and verification. Instead, they have relaxed memory mode...
Scott Owens, Susmit Sarkar, Peter Sewell
GRID
2006
Springer
13 years 5 months ago
The Palantir Grid Meta-Information System
Grids allow large scale resource-sharing across different administrative domains. Those diverse resources are likely to join or quit the Grid at any moment or possibly to break dow...
Francesc Guim, Ivan Rodero, M. Tomas, Julita Corba...
HPCA
2006
IEEE
14 years 6 months ago
Store vectors for scalable memory dependence prediction and scheduling
Allowing loads to issue out-of-order with respect to earlier unresolved store addresses is very important for extracting parallelism in large-window superscalar processors. Blindl...
Samantika Subramaniam, Gabriel H. Loh
SIGCOMM
2009
ACM
14 years 8 days ago
A programmable, generic forwarding element approach for dynamic network functionality
Communication networks are growing exponentially, and new services and applications are being introduced unceasingly. To meet the demands of these services and applications, curre...
Ran Giladi, Niv Yemini
DAGSTUHL
2011
12 years 5 months ago
Interactive Isocontouring of High-Order Surfaces
Scientists and engineers are making increasingly use of hp-adaptive discretization methods to compute simulations. While techniques for isocontouring the high-order data generated...
Christian Azambuja Pagot, Joachim E. Vollrath, Fil...