Sciweavers

22 search results - page 5 / 5
» An efficient automatic test generation system for path delay...
Sort
View
ISLPED
2007
ACM
92views Hardware» more  ISLPED 2007»
13 years 6 months ago
Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI
Negative bias temperature instability (NBTI) has become a dominant reliability concern for nanoscale PMOS transistors. In this paper, we propose variable-latency adder (VL-adder) ...
Yiran Chen, Hai Li, Jing Li, Cheng-Kok Koh
ISCAS
2007
IEEE
180views Hardware» more  ISCAS 2007»
13 years 11 months ago
Characterization of a Fault-tolerant NoC Router
— With increasing reliability concerns for current and next generation VLSI technologies, fault-tolerance is fast becoming an integral part of system-on-chip (SoC) and multicore ...
Sumit D. Mediratta, Jeffrey T. Draper