Sciweavers

Share
3 search results - page 1 / 1
» An efficient decoupling capacitance optimization using piece...
Sort
View
DATE
2009
IEEE
86views Hardware» more  DATE 2009»
10 years 11 months ago
An efficient decoupling capacitance optimization using piecewise polynomial models
Xiaoyi Wang, Yici Cai, Sheldon X.-D. Tan, Xianlong...
IOR
2008
109views more  IOR 2008»
10 years 4 months ago
Polynomial-Time Algorithms for Stochastic Uncapacitated Lot-Sizing Problems
In 1958, Wagner and Whitin published a seminal paper on the deterministic uncapacitated lot-sizing problem, a fundamental model that is embedded in many practical production plann...
Yongpei Guan, Andrew J. Miller
ISPD
2003
ACM
110views Hardware» more  ISPD 2003»
10 years 9 months ago
Explicit gate delay model for timing evaluation
Delay evaluation is always a crucial concern in the VLSI design and it becomes increasingly more critical in the nowadays deep-submicron technology. To obtain an accurate delay va...
Muzhou Shao, Martin D. F. Wong, Huijing Cao, Youxi...
books