Sciweavers

12 search results - page 1 / 3
» An experimental analysis of spot defects in SRAMs: realistic...
Sort
View
ATS
2000
IEEE
116views Hardware» more  ATS 2000»
13 years 9 months ago
An experimental analysis of spot defects in SRAMs: realistic fault models and tests
: In this paper a complete analysis of spot defects in industrial SRAMs will be presented. All possible defects are simulated, and the resulting electrical faults are transformed i...
Said Hamdioui, A. J. van de Goor
EURODAC
1995
IEEE
100views VHDL» more  EURODAC 1995»
13 years 8 months ago
A unified approach to the extraction of realistic multiple bridging and break faults
The presented fault model uniquely describes all structural changes in the transistor net list that can be caused by spot defects, including faults that connect more than two nets...
Gerald Spiegel, Albrecht P. Stroele
GLVLSI
2002
IEEE
136views VLSI» more  GLVLSI 2002»
13 years 9 months ago
Test generation for resistive opens in CMOS
This paper develops new techniques for detecting both stuck-open faults and resistive open faults, which result in increased delays along some paths. The improved detection of CMO...
Arun Krishnamachary, Jacob A. Abraham
DFT
2003
IEEE
114views VLSI» more  DFT 2003»
13 years 9 months ago
CodSim -- A Combined Delay Fault Simulator
Delay faults are an increasingly important test challenge. Traditional delay fault models are incomplete in that they only model a subset of delay defect behaviors. To solve this ...
Wangqi Qiu, Xiang Lu, Zhuo Li, D. M. H. Walker, We...
ET
2007
119views more  ET 2007»
13 years 4 months ago
Analysis and Test of Resistive-Open Defects in SRAM Pre-Charge Circuits
In this paper, we present an exhaustive study on the influence of resistive-open defects in pre-charge circuits of SRAM memories. In SRAM memories, the pre-charge circuits operate...
Luigi Dilillo, Patrick Girard, Serge Pravossoudovi...