Sciweavers

72 search results - page 1 / 15
» An improved RF loopback for test time reduction
Sort
View
DATE
2006
IEEE
110views Hardware» more  DATE 2006»
13 years 11 months ago
An improved RF loopback for test time reduction
In this work a method to improve the loopback test used in RF analog circuits is described. The approach is targeted to the SoC environment, being able to reuse system resources i...
Marcelo Negreiros, Luigi Carro, Altamiro Amadeu Su...
ET
2010
113views more  ET 2010»
13 years 3 months ago
Calibration and Test Time Reduction Techniques for Digitally-Calibrated Designs: an ADC Case Study
Modern mixed-signal/RF circuits with a digital calibration capability could achieve significant performance improvement through calibration. However, the calibration process often ...
Hsiu-Ming Chang, Kuan-Yu Lin, Kwang-Ting (Tim) Che...
ISCAS
2002
IEEE
85views Hardware» more  ISCAS 2002»
13 years 10 months ago
Automated test development and test time reduction for RF subsystems
Sule Ozev, Alex Orailoglu, Hosam Haggag
CONEXT
2008
ACM
13 years 7 months ago
Online estimation of RF interference
Increased AP density in enterprise WLANs leads to increasing RF interference and decreasing performance. An important step towards mitigating this problem is to construct precise ...
Nabeel Ahmed, Usman Ismail, Srinivasan Keshav, Kon...
MTV
2007
IEEE
118views Hardware» more  MTV 2007»
14 years 18 hour ago
Reduction of Power Dissipation during Scan Testing by Test Vector Ordering
Test vector ordering is recognized as a simple and non-intrusive approach to assist test power reduction. Simulation based test vector ordering approach to minimize circuit transit...
Wang-Dauh Tseng, Lung-Jen Lee