Sciweavers

90 search results - page 3 / 18
» AnBx - Security Protocols Design and Verification
Sort
View
DAC
2005
ACM
14 years 5 months ago
IODINE: a tool to automatically infer dynamic invariants for hardware designs
We describe IODINE, a tool to automatically extract likely design properties using dynamic analysis. A practical bottleneck in the formal verification of hardware designs is the n...
Sudheendra Hangal, Naveen Chandra, Sridhar Narayan...
DAC
1996
ACM
13 years 8 months ago
Integrating Formal Verification Methods with A Conventional Project Design Flow
We present a formal verification methodology that we have used on a computer system design project. The methodology integrates a temporal logic model checker with a conventional pr...
Ásgeir Th. Eiríksson
FMCAD
2007
Springer
13 years 8 months ago
Transaction Based Modeling and Verification of Hardware Protocols
Modeling hardware through atomic guard/action transitions with interleaving semantics is popular, owing to the conceptual clarity of modeling and verifying the high level behavior ...
Xiaofang Chen, Steven M. German, Ganesh Gopalakris...
CIC
2006
104views Communications» more  CIC 2006»
13 years 5 months ago
Closed-Loop Congestion Control Protocol Design for Elastic Traffic
In the present paper, we outline few characteristics that every viable congestion control protocol for elastic traffic should satisfy. We provide and outline ways by which these c...
Omar Ait-Hellal
FMCAD
2008
Springer
13 years 6 months ago
Going with the Flow: Parameterized Verification Using Message Flows
A message flow is a sequence of messages sent among processors during the execution of a protocol, usually illustrated with something like a message sequence chart. Protocol design...
Murali Talupur, Mark R. Tuttle