Sciweavers

192 search results - page 38 / 39
» Analysis and Prediction of Performance for Evolving Architec...
Sort
View
CCR
2004
143views more  CCR 2004»
13 years 5 months ago
The cutting EDGE of IP router configuration
Abstract-- Human error in configuring routers undermines attempts to provide reliable, predictable end-to-end performance on IP networks. Manual configuration, while expensive and ...
Donald F. Caldwell, Anna Gilbert, Joel Gottlieb, A...
ICS
2001
Tsinghua U.
13 years 10 months ago
Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor
Recent proposals for Chip Multiprocessors (CMPs) advocate speculative, or implicit, threading in which the hardware employs prediction to peel off instruction sequences (i.e., imp...
Chong-liang Ooi, Seon Wook Kim, Il Park, Rudolf Ei...
CORR
2007
Springer
130views Education» more  CORR 2007»
13 years 5 months ago
An Autonomous Distributed Admission Control Scheme for IEEE 802.11 DCF
Admission control as a mechanism for providing QoS requires an accurate description of the requested flow as well as already admitted flows. Since 802.11 WLAN capacity is shared...
Preetam Patil, Varsha Apte
IPPS
1999
IEEE
13 years 9 months ago
The Impact of Memory Hierarchies on Cluster Computing
Using off-the-shelf commodity workstations and PCs to build a cluster for parallel computing has become a common practice. A choice of a cost-effective cluster computing platform ...
Xing Du, Xiaodong Zhang
CASES
2007
ACM
13 years 9 months ago
Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking
We propose a technique which leverages configurable data caches to address the problem of cache interference in multitasking embedded systems. Data caches are often necessary to p...
Rakesh Reddy, Peter Petrov