Sciweavers

4 search results - page 1 / 1
» Architecture Issues and Solutions for a High-Capacity FPGA
Sort
View
FPGA
1997
ACM
160views FPGA» more  FPGA 1997»
13 years 9 months ago
Architecture Issues and Solutions for a High-Capacity FPGA
ct High-capacity FPGAs pose device architects with a variety of problems. The most obvious of these problems is interconnect capacity. Others include interconnect performance, cloc...
Steven Trimberger, Khue Duong, Bob Conn
INFOCOM
2006
IEEE
13 years 11 months ago
GMPLS-Based Dynamic Provisioning and Traffic Engineering of High-Capacity Ethernet Circuits in Hybrid Optical/Packet Networks
- Rapid progress in deployment of national and regional optical network infrastructures holds the promise to provide abundant, inexpensive bandwidth to scientific communities. The ...
Xi Yang, Chris Tracy, Jerry Sobieski, Tom Lehman
AHS
2006
IEEE
133views Hardware» more  AHS 2006»
13 years 11 months ago
Gate-level Morphogenetic Evolvable Hardware for Scalability and Adaptation on FPGAs
Traditional approaches to evolvable hardware (EHW), in which the field programmable gate array (FPGA) configuration is directly encoded, have not scaled well with increasing cir...
Justin Lee, Joaquin Sitte
DATE
2006
IEEE
149views Hardware» more  DATE 2006»
13 years 11 months ago
Communication architecture optimization: making the shortest path shorter in regular networks-on-chip
Network-on-Chip (NoC)-based communication represents a promising solution to complex on-chip communication problems. Due to their regular structure, mesh-like NoC architectures ha...
Ümit Y. Ogras, Radu Marculescu, Hyung Gyu Lee...