Sciweavers

51 search results - page 1 / 11
» Automatic Verification of Parametric Specifications with Com...
Sort
View
CORR
2010
Springer
126views Education» more  CORR 2010»
13 years 4 months ago
Automatic Verification of Parametric Specifications with Complex Topologies
The focus of this paper is on reducing the complexity in verification by exploiting modularity at various levels: in specification, in verification, and structurally. For specifica...
Johannes Faber, Carsten Ihlemann, Swen Jacobs, Vio...
CSREAESA
2004
13 years 6 months ago
Automatic Extraction of Non-Iterated System Behavior from Verilog Specifications
In this paper we present an algorithm for automatic extraction of system behavior from a structural Verilog specification. The algorithm generates a series-parallel poset expressi...
Lubomir Ivanov
ENTCS
2008
113views more  ENTCS 2008»
13 years 4 months ago
Automatic Verification of Combined Specifications: An Overview
This paper gives an overview of results of the project "Beyond Timed Automata" carried out in the Collaborative Research Center AVACS (Automatic Verification and Analysi...
Ernst-Rüdiger Olderog
ACSD
2006
IEEE
76views Hardware» more  ACSD 2006»
13 years 8 months ago
Specification and Verification of Dynamic Communication Systems
Dynamic communication systems (DCS) are complex because of their unboundedness in several dimensions. They have an unbounded and changing number of objects, a dynamically changing...
Jörg Bauer, Ina Schaefer, Tobe Toben, Bernd W...
DAC
2002
ACM
14 years 5 months ago
High-Level specification and automatic generation of IP interface monitors
A central problem in functional verification is to check that a circuit block is producing correct outputs while enforcing that the environment is providing legal inputs. To attac...
Marcio T. Oliveira, Alan J. Hu