Sciweavers

    7 search results - page 1 / 2
    » Autosteve: Automated Electrical Design Analysis
    Sort
    View
    ECAI
    2000
    Springer
    291views Artificial Intelligence» more  ECAI 2000»
    Autosteve: Automated Electrical Design Analysis
    13 years 8 months ago
    Autosteve: Automated Electrical Design Analysis
    Download  www.dbai.tuwien.ac.at
    AutoSteve performs automated electrical design based on qualitative simulation and functional abstraction. It is the first commercial product capable of performing these tasks for ...
    Chris Price
    claim paper
    Read More »
    CII
    2006
    107views more  CII 2006»
    A layered approach to automated electrical safety analysis in automotive environments
    13 years 4 months ago
    A layered approach to automated electrical safety analysis in automotive environments
    Download  cadair.aber.ac.uk
    Software support for the automotive electrical design process is vital, as many of the safety analysis tasks needing to be carried out, while complex, are repetitive and time cons...
    C. J. Price, N. A. Snooke, S. D. Lewis
    claim paper
    Read More »
    AEI
    1998
    98views more  AEI 1998»
    Function-directed electrical design analysis
    13 years 4 months ago
    Function-directed electrical design analysis
    Download  www.fmeainfocentre.com
    Functional labels provide a simple but very reusable way for defining the functionality of a system and for making use of that knowledge. Unlike more complex functional representa...
    Chris J. Price
    claim paper
    Read More »
    DAC
    2008
    ACM
    142views Computer Architecture» more  DAC 2008»
    On the role of timing masking in reliable logic circuit design
    14 years 5 months ago
    On the role of timing masking in reliable logic circuit design
    Download  www.eecs.umich.edu
    Soft errors, once only of concern in memories, are beginning to affect logic as well. Determining the soft error rate (SER) of a combinational circuit involves three main masking ...
    Smita Krishnaswamy, Igor L. Markov, John P. Hayes
    claim paper
    Read More »
    ISQED
    2009
    IEEE
    187views Hardware» more  ISQED 2009»
    An efficient current-based logic cell model for crosstalk delay analysis
    13 years 11 months ago
    An efficient current-based logic cell model for crosstalk delay analysis
    Download  www.iccad.com
     Electrical Modeling for High Bandwidth IO Link  Chirayu Amin, Chandramouli Kashyap ¬ Intel Corp., Hillsboro, OR  Prateek Bhansali ¬ Univ. of Minnesota, Mi...
    Debasish Das, William Scott, Shahin Nazarian, Hai ...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.