Sciweavers

7 search results - page 2 / 2
» Balanced Redundancy Utilization in Embedded Memory Cores for...
Sort
View
EDCC
2008
Springer
13 years 7 months ago
A Transient-Resilient System-on-a-Chip Architecture with Support for On-Chip and Off-Chip TMR
The ongoing technological advances in the semiconductor industry make Multi-Processor System-on-a-Chips (MPSoCs) more attractive, because uniprocessor solutions do not scale satis...
Roman Obermaisser, Hubert Kraut, Christian El Sall...
NN
2010
Springer
225views Neural Networks» more  NN 2010»
13 years 3 months ago
Learning to imitate stochastic time series in a compositional way by chaos
This study shows that a mixture of RNN experts model can acquire the ability to generate sequences that are combination of multiple primitive patterns by means of self-organizing ...
Jun Namikawa, Jun Tani