Sciweavers

5 search results - page 1 / 1
» Bitwidth analysis with application to silicon compilation
Sort
View
PLDI
2000
ACM
13 years 9 months ago
Bitwidth analysis with application to silicon compilation
Mark Stephenson, Jonathan Babb, Saman P. Amarasing...
ISCA
1999
IEEE
96views Hardware» more  ISCA 1999»
13 years 9 months ago
PipeRench: A Coprocessor for Streaming multimedia Acceleration
Future computing workloads will emphasize an architecture's ability to perform relatively simple calculations on massive quantities of mixed-width data. This paper describes ...
Seth Copen Goldstein, Herman Schmit, Matthew Moe, ...
ESTIMEDIA
2006
Springer
13 years 8 months ago
Use of a Bit-true Data Flow Analysis for Processor-Specific Source Code Optimization
Nowadays, key characteristics of a processor's instruction set are only exploited in high-level languages by using inline assembly or compiler intrinsics. Inserting intrinsic...
Heiko Falk, Jens Wagner, André Schaefer
SAS
2007
Springer
108views Formal Methods» more  SAS 2007»
13 years 11 months ago
Programming Language Design and Analysis Motivated by Hardware Evolution
Abstract. Silicon chip design has passed a threshold whereby exponentially increasing transistor density (Moore’s Law) no longer translates into increased processing power for si...
Alan Mycroft
CODES
2002
IEEE
13 years 9 months ago
Compiler-directed customization of ASIP cores
This paper presents an automatic method to customize embedded application-specific instruction processors (ASIPs) based on compiler analysis. ASIPs, also known as embedded soft c...
T. Vinod Kumar Gupta, Roberto E. Ko, Rajeev Barua